Event-driven simulation of digital circuits using modified Petri nets algorithm
Lapin, A, Bulakh, D and Vagapov, Yuriy (2017) Event-driven simulation of digital circuits using modified Petri nets algorithm. In: 7th IEEE Int. Conference on Internet Technologies and Applications ITA-17, Wrexham, UK, 12-15 September 2017, Wrexham, UK.
|
Text
PID4811053_inc c sheet.pdf Download (800kB) | Preview |
Abstract
This paper presents a modified Petri nets simulation algorithm applied as an engine for a logic simulator in digital integrated circuit design. The simulator uses an event-driven algorithm and eliminates the delta delay which occurs in the majority of modern simulation algorithms. The algorithm has been tested for the logic simulation of combinational digital circuits and demonstrated more accurate simulation results. This has been achieved due to solving the issue of the priority choice problem when two or more events are occurring simultaneously.
| Item Type: | Conference or Workshop Item (Poster) |
|---|---|
| Divisions: | Applied Science, Computing and Engineering |
| Depositing User: | Hayley Dennis |
| Date Deposited: | 23 May 2018 14:30 |
| Last Modified: | 23 May 2018 14:30 |
| URI: | https://glyndwr.repository.guildhe.ac.uk/id/eprint/17306 |
Actions (login required)
 |
Edit Item |