Development of an approach to automatic test generation based on the graph model of a cache hierarchy

Garashchenko, Anton V., Gagarina, Larisa G., Kyaw Zaw Ye, Dorogova, Ekaterina and Kochneva, Maria (2020) Development of an approach to automatic test generation based on the graph model of a cache hierarchy. In: 2020 IEEE Conf. of Russian Young Researchers in Electrical and Electronic Engineering, 27-30 Jan. 2020, Moscow, Russia.

[img]
Preview
Text
GURO_Paper-M1.pdf - Accepted Version

Download (596kB) | Preview

Abstract

Verification of the cache hierarchy in modern SoCs due to the large state space requires a huge amount of complex tests. To cover the entire state space of the cache memory hierarchy graph model is proposed. The generation of tests based on this model, whose vertices (V) are the set of states (tags, values, etc.) of each cache and the edges (E) are the many transitions between states (instructions for reading, writing). Thus a graph model is constructed that describes all the states of the cache memory hierarchy. Each edge in the graph is a separate verification sequence. Vector-block operation with memory is provided. The approach described in the paper showed a good result when checking the hierarchy of the multiport cache memory of the developed kernel with the new vector VLIW DSP architecture, revealing several architectural and functional errors. Further, this approach will be applied to test other processor cores and their blocks.

Item Type: Conference or Workshop Item (Paper)
Keywords: automatic test generation, testing of the processor's cache, verification of heterogeneous system-on-chip, cache verification
Divisions: Applied Science, Computing and Engineering
Depositing User: Hayley Dennis
Date Deposited: 12 May 2020 16:41
Last Modified: 12 May 2020 16:44
URI: http://glyndwr.repository.guildhe.ac.uk/id/eprint/17595

Actions (login required)

Edit Item Edit Item